翻訳と辞書
Words near each other
・ XEFB-TDT
・ XEFD-AM
・ XEFE
・ Xconomy
・ Xconq
・ XConsortium
・ Xcopilot
・ XCOPY
・ XCOPY deployment
・ XCOR Aerospace
・ XCOR EZ-Rocket
・ XCOR Lynx
・ XCore Open Source License
・ XCore XS1
・ XCore XS1-AnA
XCore XS1-G4
・ XCore XS1-L1
・ XCore XS1-SU
・ Xcorps Action Sport TV
・ XCP
・ XCP (Protocol)
・ XCR
・ XCR1
・ XCRI
・ Xcrosscheckx
・ XCT790
・ XCubeLabs
・ Xculoc
・ Xcuse Me
・ XCX


Dictionary Lists
翻訳と辞書 辞書検索 [ 開発暫定版 ]
スポンサード リンク

XCore XS1-G4 : ウィキペディア英語版
XCore XS1-G4

The XS1-G4 is a processor designed by XMOS. It is a 32-bit quad-core processor, where each core runs up to 8 concurrent threads. It was available as of Autumn 2008 running at 400 MHz. Each thread can run at up to 100 MHz; four threads follow each other through the pipeline, resulting in a top speed of 1.6 GIPS for four cores if 16 threads are running. The XS1-G4 is a distributed memory multi core processor, requiring the end user and compiler to deal with data distribution. When more than 4 threads execute, the 400 MIPS of each core is equally distributed over all active threads. This allows the use of extra threads in order to hide latency.
== Description ==
The XS1-G4 comprises four cores and a switch. Each core has a data path, a memory, and register banks for eight threads. Threads running on different cores can communicate with each other by exchanging messages through the switches. Switches of multiple G4s can be connected to form a larger system. The instruction set supports the notion of a channel, a virtual connection between two threads. Channels are supported between threads on a core, between cores on a single chip through a XSwitch, or between cores in the same system if the switches are connected by means of physical links.

抄文引用元・出典: フリー百科事典『 ウィキペディア(Wikipedia)
ウィキペディアで「XCore XS1-G4」の詳細全文を読む



スポンサード リンク
翻訳と辞書 : 翻訳のためのインターネットリソース

Copyright(C) kotoba.ne.jp 1997-2016. All Rights Reserved.